

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/827,974	04/06/2001	Jason Souloglou		7224
7590 11/15/2004 PAUL, HASTINGS, JANOFSKÝ & WALKER LLP P.O. BOX 919092			EXAMINER	
			YIGDALL, MICHAEL J	
	CA 92191-9092		ART UNIT	PAPER NUMBER
•			. 2122	
			DATE MAILED: 11/15/2004))

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
	09/827,974	SOULOGLOU ET AL.			
Office Action Summary	Examiner	Art Unit			
	Michael J. Yigdall	2122			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).					
Status					
Responsive to communication(s) filed on <u>02 Seconds</u> This action is FINAL . 2b) ☐ This Since this application is in condition for alloware closed in accordance with the practice under Expression in the Expression i	action is non-final. ace except for formal matters, pro				
Disposition of Claims					
4) ☐ Claim(s) 1-26 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-26 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or	vn from consideration.				
Application Papers					
9) The specification is objected to by the Examine 10) The drawing(s) filed on 02 September 2004 is/a Applicant may not request that any objection to the Replacement drawing sheet(s) including the correction 11) The oath or declaration is objected to by the Ex	re: a)⊠ accepted or b)⊡ objecdrawing(s) be held in abeyance. Seedon is required if the drawing(s) is obj	e 37 CFR 1.85(a). lected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) □ All b) □ Some * c) □ None of: 1. □ Certified copies of the priority documents have been received. 2. □ Certified copies of the priority documents have been received in Application No 3. □ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.					
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date Z.	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:				

Art Unit: 2122

DETAILED ACTION

1. Applicant's response and amendment filed on September 2, 2004 has been fully considered. Claims 1-26 are now pending.

Response to Arguments

- 2. Applicant's arguments have been fully considered but they are not persuasive.
- 3. In response to Applicant's argument that the references fail to show certain features of Applicant's invention (see Applicant's remarks, pages 18-19), it is noted that features upon which applicant relies are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

Specifically, Applicant contends that there is no disclosure in Walters and in Davidson of the concept of generating different sets of target code for the same portion of program code (see page 19, first paragraph). Likewise, Applicant contends that neither Walters nor Davidson disclose or suggest generating different intermediate representations for the same given portion of program code in response to respective previous and subsequent conditions (see page 19, second paragraph).

However, Walters discloses code caching features that include determining whether a portion of program code has been previously translated for execution (see column 7, lines 16-23), and if not, translating that same portion of program code (see column 7, lines 52-63). On the initial translation, i.e. when the portion of program code is first entered, that portion of program code will be translated. When the same portion of program code is subsequently

Art Unit: 2122

entered, the determination will be made as to whether that portion of program code has been previously translated, and if not, it will then be translated.

Claims 1, 13 and 15, as recited, do not distinguish over and exclude such code caching features. The plain language of the claims does not indicate that different sets of target code or different intermediate representations are generated for the same portion of program code, but rather that additional target code or an additional intermediate representation is generated if no such target code or intermediate representation has previously been generated. There is no limitation that the same portion of program code will have more than one set of target code or more than one intermediate representation. Further, there is no limitation that the prevailing set of conditions and the subsequent conditions are different. For example, Walters discloses a particular entry condition in terms of the address of an entry point (see column 7, lines 16-23). The address of the entry point constitutes both a prevailing condition and a subsequent condition for the same portion of program code.

4. Applicant argues that a particular excerpt from Davidson fails to constitute a disclosure of generating only that intermediate representation which is necessary to execute a block of program code with a then prevailing set of conditions (see Applicant's remarks, pages 19-21).

However, as set forth in the rejection of claim 11, Davidson expressly discloses a method for generating an intermediate representation of program code (see the title and abstract, and see column 7, lines 24-65). The excerpt at issue further shows that blocks of the program code are associated with particular entry conditions, such as, for example, the fields that indicate whether a particular tuple represents an entry point (see column 7, line 66 to column 8, line 8). The

Art Unit: 2122

intermediate representation is therefore generated for those particular entry conditions, or in other words, for a then prevailing set of conditions.

5. In response to Applicant's argument that there is no suggestion to combine the references (see Applicant's remarks, pages 20-21), the examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either in the references themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988) and *In re Jones*, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992).

The examiner respectfully disagrees with Applicant's characterization of the references. Davidson discloses that generating an intermediate representation of a program provides a level of language independence (see column 3, lines 56-65), within the context of optimization (see lines 36-40). As Applicant acknowledges, Walters also discloses optimization, in terms of speeding up run-time execution in a dynamic run-time translator. One of ordinary skill in the art would have been motivated to add language independence to the dynamic translator of Walters, such that it may operate on programs written in any programming language. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to supplement the dynamic translator of Walters with the intermediate representation features taught by Davidson, for the purpose of providing such language independence.

Moreover, Applicant appears to suggest that one skilled in the art would not be motivated to add an intermediate representation layer to a dynamic run-time translator because of the prospect that the added complexity and overhead would tremendously slow down the system

(see page 21, second paragraph). Nonetheless, that combination appears to be a feature of the claimed invention. Claim 14 recites, in part, "a method of dynamically translating" comprising "generating an intermediate representation."

Priority

6. Acknowledgement is made of the certified copy submitted for GB Patent Application No. 9822075.9, to which foreign priority is claimed.

Drawings

7. The objections to the drawings are withdrawn in view of the replacement drawing sheets.

Double Patenting

- 8. The provisional rejections of claims 1-16 under 35 U.S.C. 101 as claiming the same invention as claims 1-16 of copending Application No. 10/164,789 and claims 1-16 of copending Application No. 10/165,457 are withdrawn in view of the preliminary amendments filed in each of the copending applications to cancel the corresponding claims.
- 9. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and, *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

Art Unit: 2122

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

10. Claims 1-26 are provisionally rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 17-54 of copending Application No. 10/164,789. Although the conflicting claims are not identical, they are not patentably distinct from each other because both sets of claims recite analogous systems and methods for translating code and generating intermediate representations.

For example, claim 1 of the present application and claim 17 of Application No. 10/164,789 both recite, on an initial translation of a portion of program code, generating and storing only the intermediate representation that is required to execute that portion of program code for a prevailing set of conditions, and, whenever subsequently the same portion of program code is entered, determining whether an intermediate representation has previously been generated and stored for the subsequent or then-prevailing conditions, and if not, generating an additional intermediate representation required to execute that portion of program code for those subsequent or then-prevailing conditions.

This is a <u>provisional</u> obviousness-type double patenting rejection because the conflicting claims have not in fact been patented.

11. Claims 1-26 are provisionally rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 17-54 of copending Application No. 10/165,457. Although the conflicting claims are not identical, they are not patentably distinct from each other because both sets of claims recite analogous systems and methods for translating code and generating intermediate representations.

For example, claim 1 of the present application and claim 17 of Application No. 10/165,457 both recite, on an initial translation of a portion of program code, generating and storing only the intermediate representation that is required to execute that portion of program code for a prevailing set of conditions, and, whenever subsequently the same portion of program code is entered, determining whether an intermediate representation has previously been generated and stored for the subsequent or then-prevailing conditions, and if not, generating an additional intermediate representation required to execute that portion of program code for those subsequent or then-prevailing conditions.

This is a <u>provisional</u> obviousness-type double patenting rejection because the conflicting claims have not in fact been patented.

Claim Rejections - 35 USC § 102

12. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

13. Claims 13, 19 and 24 are rejected under 35 U.S.C. 102(e) as being anticipated by U.S. Pat. No. 5,768,593 to Walters et al. (art of record; herein "Walters").

With respect to claim 13 (currently amended), Walters discloses a method of generating a target code representation of program code (see the title and abstract), the method comprising the computer implemented steps of:

on an initial translation of a given portion of the program code, generating and storing only target code which is required to execute that portion of program code with a prevailing set of conditions (see column 7, lines 52-63, which shows generating a block of native or target code for execution on an initial translation); and

whenever subsequently the same portion of program code is entered, determining whether target code has previously been generated and stored for that portion of program code for the subsequent conditions, and if no such target code has previously been generated, generating additional target code required to execute said portion of program code with said subsequent conditions (see column 7, lines 16-23 and 52-63, which shows determining whether a block of code has been generated and stored in a table, and if it has not, subsequently generating that code).

With respect to claim 19 (new), Walters further discloses the limitation wherein said target code representation is generated at run time (see column 3, lines 35-53, which shows that the system operates at run time).

Art Unit: 2122

With respect to claim 24 (new), Walters further discloses the limitation wherein said steps are performed at run time (see column 3, lines 35-53, which shows that the system operates at run time).

Claim Rejections - 35 USC § 103

- 14. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 15. Claims 1-5, 7-12, 15-18, 20-23, 25 and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Pat. No. 5,613,117 to Davidson et al. (art of record; herein "Davidson") in view of Walters.

With respect to claim 1 (original), Davidson discloses a method of generating an intermediate representation of program code (see the title and abstract), the method comprising the computer implemented steps of:

on an initial translation of a given portion of program code, generating and storing only intermediate representation which is required to execute that portion of program code with a prevailing set of conditions (see column 8, line 63 to column 9, line 2, which shows a first translation stage for generating an intermediate language representation of program source code, and column 11, lines 10-26, which shows generating the representation one node at a time).

Page 9

Art Unit: 2122

Although Davidson discloses storing data structures for the intermediate representation and a symbol table (see column 27, lines 8-21), Davidson does not expressly disclose the step of:

whenever subsequently the same portion of program code is entered, determining whether intermediate representation has previously been generated and stored for that portion of program code for the subsequent conditions, and if no such intermediate representation has previously been generated, generating additional intermediate representation required to execute said portion of program code with said subsequent conditions.

However, Walters discloses a cross-compiler (see the title and abstract) comprising the step of determining whether a code block has previously been translated and stored in a table, and if it has not, subsequently translating that portion of the code to be executed (see column 7, lines 16-23 and 52-63). This code caching feature increases efficiency and enables previously translated code to be reused (see column 4, lines 46-67).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to supplement the code generation method of Davidson with the code caching feature taught by Walters, for the purpose of increasing efficiency and enabling the reuse of previously generated code.

With respect to claim 2 (original), the combination of Davidson and Walters further discloses the limitations wherein the conditions are entry conditions (see Davidson, column 7, line 66 to column 8, line 8, which shows identifying blocks based on entry conditions), and the method comprises the computer implemented steps of:

generating an Intermediate Representation Block (IR Block) of intermediate representation for each Basic Block of program code as it is required by the program, each IR

Art Unit: 2122

Block representing a respective Basic Block of program code for a particular entry condition (see Davidson, column 8, line 63 to column 9, line 2, which shows generating intermediate language blocks from program source code, and column 7, line 66 to column 8, line 8, which shows that the blocks are associated with particular entry conditions);

storing target code corresponding to each IR Block (see Davidson, column 12, lines 22-29, which shows storing target machine code based on the intermediate representation); and when the program requires execution of a Basic Block for a given entry condition, either:

- (a) if there is stored target code representing that Basic Block for that given entry condition, using said stored target code (see Walters, column 7, lines 16-23, which shows using stored code if it is found for that entry condition); or
- (b) if there is no stored target code representing that Basic Block for that given entry condition, generating a further IR Block representative of that Basic Block for that given entry condition (see Walters, column 7, lines 52-63, which shows generating code if it is not found for that entry condition).

As set forth above, it would have been obvious to one of ordinary skill in the art at the time the invention was made to supplement the code generation method of Davidson with the code caching feature taught by Walters, for the purpose of increasing efficiency and enabling the reuse of previously generated code.

With respect to claim 3 (original), the combination of Davidson and Walters further discloses the limitation wherein the intermediate representation of the program code is generated dynamically as the program code is running (see Walters, column 3, lines 35-53, which shows

that the code is generated at run time), the method comprising the computer implemented steps of:

at a first iteration of a particular subject code instruction having a plurality of possible effects or functions, generating and storing special-case intermediate representation representing only the specific functionality required at that iteration (see Davidson, column 7, lines 24-65, which shows generating the intermediate representation in terms of tuples that represent the functionality of an instruction; see also column 8, lines 9-17, which shows that the tuples represent the effects of an instruction); and

at each subsequent iteration of the same subject code instruction, determining whether special-case intermediate representation has been generated for the required functionality required at said subsequent iteration and generating additional special-case intermediate representation specific to that functionality if no such special-case intermediate representation has previously been generated (see Walters, column 7, lines 16-23 and 52-63, which shows determining whether code has been generated and stored in a table, and if it has not, subsequently generating that code).

As set forth above, it would have been obvious to one of ordinary skill in the art at the time the invention was made to supplement the code generation method of Davidson with the code caching feature taught by Walters, for the purpose of increasing efficiency and enabling the reuse of previously generated code.

Furthermore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to perform the code generation method of Davidson dynamically as the

program code is running, as taught by Walters, for the purpose of improving execution time (see Walters, column 2, lines 17-23).

With respect to claim 4 (currently amended), the combination of Davidson and Walters further discloses the limitation wherein the said special-case intermediate representation is generated and stored and an associated test procedure is generated and stored to determine on subsequent iterations of the respective subject code instruction whether the required functionality is the same as that represented by the associated stored special-case intermediate representation (see Davidson, column 13, lines 7-44, which shows using a test procedure to determine whether an instruction has the same effect or functionality as another instruction), and, where additional special-case intermediate representation is required, an additional test procedure associated with that special-case intermediate representation is generated and stored with that additional specialcase intermediate representation (see column 13, line 60 to column 14, line 17, which shows generating additional classes or procedures to determine the effects of instructions).

With respect to claim 5 (currently amended), the combination of Davidson and Walters further discloses the limitation wherein the additional special case intermediate representation for a particular subject code instruction and the additional associated test procedure is stored at least initially in subordinate relation to any existing special-case intermediate representation and associated test procedures stored to represent the same subject instruction (see Davidson, column 10, lines 40-44, which shows that the intermediate representation is stored as a graph of linked nodes, i.e. the nodes are stored in subordinate relation to one another), such that upon the second and subsequent iteration of a subject code instruction, a determination of whether or not required

Art Unit: 2122

special-case intermediate representation has previously been generated is made by performing said test procedures in the order in which they were generated and stored until either it is determined that special-case intermediate representation of the required functionality exists, or it is determined that no such required special-case intermediate representation exists in which case more additional intermediate representation and another associated test procedure is generated (see column 14, lines 21-52, which shows performing the test procedures in order based on the flow paths between blocks, i.e. in the order the intermediate representation would have been generated and stored; see also column 16, lines 27-46, which further shows determining the order of the blocks in conjunction with the test procedures).

With respect to claim 7 (original), the combination of Davidson and Walters further discloses translating the program code written for execution by a processor of a first type so that the program code may be executed by a processor of a second type, using the generated intermediate representation (see Walters, column 3, lines 35-53, which shows translating non-native code into native code for execution).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the intermediate representation generated by Davidson for program code translation as taught by Walters, in order to enable the non-native code to be executed by the native processor.

With respect to claim 8 (original), the combination of Davidson and Walters further discloses the limitation wherein said translation is dynamic and performed as the program code is

Art Unit: 2122

run (see Walters, column 3, lines 35-53, which further shows that the code is translated at run time).

With respect to claim 9 (original), the combination of Davidson and Walters further discloses optimising the program code by optimising said intermediate representation (see Davidson, column 22, lines 13-33, which shows optimizing the program code using the intermediate representation).

With respect to claim 10 (original), the combination of Davidson and Walters further discloses the limitation wherein the method is used to optimise the program code written for execution by a processor of a first type so that the program code may be executed more efficiently by that processor (see Davidson, column 22, lines 13-33, which shows optimizing the program code using the intermediate representation, and Walters, column 3, lines 35-53, which shows translating non-native code into native code for execution).

With respect to claim 11 (original), Davidson discloses a method for generating an intermediate representation of program code written for running on a programmable machine (see the title and abstract), said method comprising:

- (i) generating a plurality of register objects for holding variable values to be generated by the program code (see column 7, lines 24-65, which shows generating the intermediate representation in terms of tuples, and column 33, lines 41-47, which shows that the tuples may serve as register objects); and
- (ii) generating a plurality of expression objects representing fixed values and/or relationships between said fixed values and said variable values according to said program code

Art Unit: 2122

(see column 7, lines 24-65, which shows generating the intermediate representation in terms of tuples that serve as expression objects);

Although Davidson discloses generating intermediate language blocks from program source code (see column 8, line 63 to column 9, line 2) and storing the associated data structures and a symbol table (see column 27, lines 8-21), Davidson does not expressly disclose the limitation wherein said intermediate representation is generated and stored for a block of program code and subsequently re-used if the same block of program code is later re-entered.

However, Walters discloses a cross-compiler (see the title and abstract) wherein translated code blocks are stored in a table and subsequently reused if the blocks are later reentered (see column 7, lines 16-23). By enabling previously translated code to be reused, this code-caching feature increases the efficiency of the translation (see column 4, lines 46-67).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to supplement the code generation method of Davidson with the code caching feature taught by Walters, for the purpose of increasing efficiency and enabling the reuse of previously generated code.

Davidson further discloses the limitation wherein at least one block of program code can have alternative un-used entry conditions or effects or functions and said intermediate representation is only initially generated and stored as required to execute that block of program code with a then prevailing set of conditions (see column 7, line 66 to column 8, line 8, which shows that the blocks are associated with particular entry conditions, and column 8, lines 9-17, which shows that the tuples used in the intermediate representation represent the effects or functions of an instruction).

Art Unit: 2122

With respect to claim 12 (original), the combination of Davidson and Walters further discloses the limitation wherein for a given block of program code, it is determined whether a previously stored intermediate representation therefor was for the same now currently prevailing set of conditions and, if not, then generating and storing additional intermediate representation as required to execute the block of program code for the new now currently prevailing set of conditions (see Walters, column 7, lines 16-23 and 52-63, which shows determining whether code has been generated and stored in a table, and if it has not, subsequently generating that code).

As set forth above, it would have been obvious to one of ordinary skill in the art at the time the invention was made to supplement the code generation method of Davidson with the code caching feature taught by Walters, for the purpose of increasing efficiency and enabling the reuse of previously generated code.

With respect to claim 15 (original), see the explanation for claim 1 set forth above. The system recited in claim 15 is analogous to the method of claim 1. Note that Davidson further discloses a system and the means for performing the recited method (see the abstract).

With respect to claim 16 (original), see the explanation for claim 11 set forth above. The system recited in claim 16 is analogous to the method of claim 11. Note that Davidson further discloses a system and the means for performing the recited method (see the abstract).

Art Unit: 2122

With respect to claim 17 (new), the combination of Davidson and Walters further discloses the limitation wherein said intermediate representation of program code is generated at run time (see Walters, column 3, lines 35-53, which shows that the system operates at run time).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to perform the method of Davidson at run time, as taught by Walters, for the purpose of improving execution time (see Walters, column 2, lines 17-23).

With respect to claim 18 (new), the combination of Davidson and Walters further discloses the limitation wherein said intermediate representation of program code is generated at run time (see Walters, column 3, lines 35-53, which shows that the system operates at run time).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to perform the method of Davidson at run time, as taught by Walters, for the purpose of improving execution time (see Walters, column 2, lines 17-23).

With respect to claim 20 (new), the combination of Davidson and Walters further discloses the limitation wherein said intermediate representation of program code is generated at run time (see Walters, column 3, lines 35-53, which shows that the system operates at run time).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to operate the system of Davidson at run time, as taught by Walters, for the purpose of improving execution time (see Walters, column 2, lines 17-23).

With respect to claim 21 (new), the combination of Davidson and Walters further discloses the limitation wherein said intermediate representation of program code is generated at run time (see Walters, column 3, lines 35-53, which shows that the system operates at run time).

Art Unit: 2122

It would have been obvious to one of ordinary skill in the art at the time the invention was made to operate the system of Davidson at run time, as taught by Walters, for the purpose of improving execution time (see Walters, column 2, lines 17-23).

With respect to claim 22 (new), the combination of Davidson and Walters further discloses the limitation wherein said steps are performed at run time (see Walters, column 3, lines 35-53, which shows that the system operates at run time).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to perform the method of Davidson at run time, as taught by Walters, for the purpose of improving execution time (see Walters, column 2, lines 17-23).

With respect to claim 23 (new), the combination of Davidson and Walters further discloses the limitation wherein said plurality of register objects and plurality of expression objects are generated at run time (see Walters, column 3, lines 35-53, which shows that the system operates at run time).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to perform the method of Davidson at run time, as taught by Walters, for the purpose of improving execution time (see Walters, column 2, lines 17-23).

With respect to claim 25 (new), the combination of Davidson and Walters further discloses the limitation wherein the function of generating and storing on an initial translation, the function of determining, and the function of generating additional intermediate representation are each performed at run time (see Walters, column 3, lines 35-53, which shows that the system operates at run time).

Art Unit: 2122

It would have been obvious to one of ordinary skill in the art at the time the invention was made to operate the system of Davidson at run time, as taught by Walters, for the purpose of improving execution time (see Walters, column 2, lines 17-23).

With respect to claim 26 (new), the combination of Davidson and Walters further discloses the limitation wherein the functions of generating a plurality of register objects, generating a plurality of expression objects, and generating and storing intermediate representation are each performed at run time (see Walters, column 3, lines 35-53, which shows that the system operates at run time).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to operate the system of Davidson at run time, as taught by Walters, for the purpose of improving execution time (see Walters, column 2, lines 17-23).

16. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Davidson and Walters, as applied to claim 5 above, and further in view of U.S. Pat. No. 6,631,514 to Le (art of record; hereinafter "Le").

With respect to claim 6 (currently amended), although the combination of Davidson and Walters discloses optimizing the intermediate representation with code motion (see Davidson, column 3, lines 53-56) and using test procedures (see column 3, lines 56-63), the combination of Davidson and Walters does not expressly disclose the limitation wherein the intermediate representation is optimised by adjusting the ordering of the test procedures such that a test procedure associated with a more frequently used special-case intermediate representation is run

Art Unit: 2122

before a test procedure associated with a less frequently used special-case intermediate representation rather than ordering the test procedures in the order in which they are generated.

However, Le discloses a translation system wherein the program code is optimized by reordering the instructions (see the title and abstract), for the purpose of achieving higher performance (see column 3, lines 13-22).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to supplement the code generation method of Davidson and Walters with the reordering feature taught by Le, so that more frequently used blocks and/or test procedures may be run first, thereby achieving higher performance.

17. Claim 14 is rejected under 35 U.S.C. 103(a) as being unpatentable over Walters in view of Davidson.

With respect to claim 14 (currently amended), Walters discloses a method of dynamically translating first computer program code written for a first programmable machine into second computer program code for running on a different second programmable machine (see the title and abstract).

Although Walters discloses translating a block of said first computer program code into a block of said second computer program code (see column 3, lines 35-44), Walters does not expressly disclose:

(a) generating an intermediate representation of a block of said first computer program code;

Art Unit: 2122

(b) generating a block of said second computer program code from said intermediate representation;

However, Davidson discloses generating an intermediate representation of program source code to provide language independence (see column 3, lines 56-65).

One of ordinary skill in the art would have been motivated to add language independence to the method of Walters, such that it may operate on programs written in any programming language. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to supplement the method of Walters with the intermediate representation features taught by Davidson, for the purpose of providing such language independence.

Walters further discloses:

- (c) running said block of second computer program code on said second programmable machine (see column 3, lines 35-53, which shows that the code is translated at run time and executed on the second processor), and
- (d) repeating steps (a)-(c) in real time for at least the blocks of first computer program code needed for a current emulated execution of the first computer program code on said second programmable machine (see column 3, lines 35-53, which shows that the cross-compiler is operated in real time as the program is running).

Conclusion

18. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO

Art Unit: 2122

MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

19. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Michael J. Yigdall whose telephone number is (571) 272-3707. The examiner can normally be reached on Monday through Friday from 7:30am to 4:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tuan Q. Dam can be reached on (571) 272-3695. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

MY

Michael J. Yigdall Examiner Art Unit 2122

mjy

TUAN DAM
SUIPERVISORY PATENT EXAMINER